



(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 92307144.3

(51) Int. Cl.⁵: H03L 7/089

(22) Date of filing: 05.08.92

(30) Priority: 22.08.91 US 748799

(43) Date of publication of application: 03.03.93 Bulletin 93/09

(84) Designated Contracting States: DE FR GB NL


(71) Applicant: TriQuint Semiconductor, Inc.
3601 S.W. Murray, Group 700 P.O. Box 4935
Beaverton Oregon 97076 (US)

(72) Inventor: Davenport, William H.
18650 Melvista
Hillsboro, Oregon 97123 (US)
Inventor: McCormack, Gary D.
1419 S.W. 179th Court
Aloha, Oregon 97006 (US)

(74) Representative: Burke, Steven David et al
R.G.C. Jenkins & Co. 26 Caxton Street
London SW1H 0RJ (GB)

(54) Integrating phase detector.

(57) An integrating phase detector includes a phase comparator and an integrating load impedance. The phase comparator is a voltage-input, current-output logic gate such as a OR/NOR gate, or a XOR/XNOR gate having first and second inputs for comparing the phase of first and second input signals. The current output of the logic gate provides an output current pulse proportional to the phase difference between the first and second input signals. The integrating load such as a passive resistor-capacitor network is coupled to the current output of the phase detector for directly integrating the current pulse and providing a DC voltage proportional to the phase difference between the first and second input signals. The minimum pulse width of the output current pulse is substantially limited only by the f_T of the devices used in the logic gate. The improved bandwidth of the phase detector also increases the linear operating range by increasing the range of phase in which the output current pulse is proportional to the input phase difference.



BACKGROUND OF THE INVENTION

This invention pertains to phase detectors, and more particularly, to an apparatus and method for increasing the bandwidth and linear operating range of the phase detector.

Phase detectors (also sometimes referred to as phase discriminators) are well known in the art for comparing the phase of two digital signals and converting the phase difference into a DC error voltage. The DC error voltage is typically amplified and used to drive a voltage controlled oscillator in a phase locked loop. Phase locked loops are used in FM demodulation, frequency synthesizing, frequency multiplication, and other applications.

A conventional phase detector 10 is shown in FIG. 1. Phase detector 10 includes three separate and distinct functional blocks: a phase comparator 12, an amplifier 14, and an integrator 16. The phase comparator 12 is shown as a differential NOR gate for providing a digital pulse whose duration is proportional or at least highly correlated with the phase difference between the input waveforms. Therefore, phase comparator 12 receives a first differential input designated A and NA at terminals 20 and 21, and a second differential input designated B and NB at terminals 22 and 23. A differential output pulse designated PI (phase information) and NPI is provided at the output of phase comparator 12. Referring now to FIG. 2, the NOR function of the comparator 12 is shown, wherein PI is at a logic high level if both the A and B inputs are at a logic low level. Phase comparator 12 can also be a single-ended or differential OR gate, exclusive OR gate ("XOR") or exclusive NOR gate ("NXOR"). The XOR and NXOR gates require additional devices to build, but, since they act on both the rising and falling edges of the input signals, supply approximately twice as much energy to the amplifier 14 and integrator 16 for conversion to the DC error signal.

Amplifier 14 is a conventional differential amplifier having a voltage or current controlled output and a predetermined gain for boosting the amplitude of the error pulse from the phase comparator 12. The integrator 16 is a conventional passive integrating circuit including resistors R1, R3, and capacitor C1 coupled to the inverting output terminal 24, and resistors R2, R4, and capacitor C2 coupled to the noninverting output terminal 25. The differential DC output error voltages are designated NPHASE and PHASE. The magnitude of each of the DC error voltages is set by the phase amplifier 14 and the responsiveness of the error voltages is set by the time constants R1C1 and R2C2.

An improved phase detector is shown in US Patent 4,535,459 ("459") to Charles R. Hogge, Jr. entitled "Signal Detection Apparatus." While the phase detector taught in the '459 patent includes advantages over the prior art phase detector 10 shown in FIG.

1, the phase comparator is separate and distinct from the integrator. Note in FIG. 3 of the '459 patent that XOR gates 46 and 52 drive separate integrator blocks 70 and 74 through an intermediate resistor and capacitor network.

The problem with all such configurations is that the bandwidth of the phase detector is limited by the bandwidth of the phase comparator, approximately equal to one and one-half times the propagation delay through the OR/NOR, XOR/XNOR gate used in the phase detector. More precisely, the bandwidth of the gate is a function of the switching speed of the devices used, the gain, and the associated internal and load RC time constants. The dominant poles for the frequency response of the gate are inverse products of the RC time constant and gain, and therefore occur at a significantly lower frequency than the f_t of the devices used in the gate. The error pulse created by the phase comparator is thus filtered by the bandwidth of the comparator. As the phase difference between the inputs approaches 180 degrees or -180 degrees the desired error pulse approaches zero pulse width. Such a pulse is heavily attenuated by a low bandwidth phase comparator and is therefore less useful to provide accurate information proportional to the phase difference between the input signals.

Referring now to FIG. 3, output pulses from a typical bandwidth limited phase comparator are plotted for four phase differences approaching -180 degrees of phase difference. In the uppermost waveform, ϕ_3 , the phase difference relatively far from -180 degrees, and the pulse required to represent this distance is accurately created by the phase comparator. As the phase difference becomes closer to -180 degrees, the pulse width decreases, but is still capable of being generated as shown in the ϕ_2 waveform. As the phase difference further approaches -180 degrees, the output pulse becomes filtered by the bandwidth of the phase comparator, resulting in the "runt" pulse shown in the ϕ_1 waveform. The runt pulse does not have the same energy as the desired pulse, and therefore is not proportional to the phase difference of the input signals. Finally, as the phase difference requires a pulse that is almost completely filtered out as shown in the ϕ_0 waveform. Any phase differences beyond this point have virtually no effect on the output of the phase comparator.

Referring now to FIG. 4, an ideal plot of phase difference versus phase comparator output pulse width is shown in a solid line. The ideal characteristics for pulse width are a sawtooth waveform in which the pulse width is zero (0% duty cycle) at -180 degrees, and reaches a maximum pulse width (100% duty cycle) at 180 degrees. Ideally, the pulse width is linear between the two phase extremes. The sawtooth pattern repeats for phase differences less than -180 degrees and phase differences greater than 180 degrees. The non-ideal, bandwidth limited response is

shown in dashed lines. At small phase differences, the output pulse width is sufficiently large that the effects of the bandwidth are not noticeable, the response lying on the ideal linear curve. However, as the phase difference approaches -180 degrees and 180 degrees, the bandwidth limiting effect appears, and the response becomes essentially flat, providing no information as to the phase difference. The effect at -180 degrees and 180 is usually asymmetrical, further complicating the response of the phase detector.

In operation, a phase locked loop using a bandwidth limited phase comparator will not be able to respond as quickly or over as great a phase difference range as a phase lock loop with an ideal phase comparator. If the input frequency drifts to far from the center frequency (phase difference approaching -180 or 180 degrees), the phase locked loop will lack sufficient gain to "push" the input frequency back to the center frequency.

Therefore, what is desired is a phase detector that does not have the problems associated with the generation and amplification of narrow voltage pulses, is not limited by the bandwidth of the phase comparator, and has a bandwidth as close as possible to the f_T of the devices used in the phase detector.

SUMMARY OF THE INVENTION

It would be advantageous to provide an integrating phase detector having a bandwidth substantially limited by the f_T of the devices used in the phase detector, and to increase the linear operating range of the integrating phase detector, and to improve bandwidth and linearity by combining functional blocks of prior art phase detectors.

According to one aspect of the invention there is provided an integrated phase detector comprising:

a logic gate having first and second inputs for receiving first and second input signals, and a current output for providing a current pulse proportional to the phase difference between the first and second input signals; and

integrating load means coupled to the current output of the logic gate for integrating the current pulse and providing a DC voltage proportional to the phase difference between the first and second input signals.

It is an advantage that a portion of the phase detector of the present invention can be readily fabricated on an integrated circuit in conjunction with an external integrating impedance.

According to the preferred embodiment, an integrating phase detector includes a phase comparator and an integrating load impedance. The phase comparator is a voltage-input, current-output logic gate such as a OR/NOR gate, or a XOR/XNOR gate having first and second inputs for comparing the phase of first and second input signals. The current output of

the logic gate provides an output current pulse proportional to the phase difference between the first and second input signals. The integrating load such as a passive resistor-capacitor network is coupled to the current output of the phase comparator for integrating the current pulse and providing a DC voltage proportional to the phase difference between the first and second input signals. The output current pulse is directly integrated by the integrating load and not converted into an intermediate voltage as in prior art phase detectors. Therefore, the minimum output current pulse is substantially limited only by the f_T of the devices used in the logic gate. The improved bandwidth of the phase detector also increases the linear operating range by increasing the range of phase in which the output current pulse is proportional to the input phase difference.

In a preferred embodiment, the logic gate, inputs signals, and output signals are all differential. The differential logic gate is fabricated on an integrated circuit wherein the output current pulse is delivered to a pair of bonding pads. The integrating load includes two discrete resistor-capacitor networks coupled to each bonding pad to provide a differential DC error voltage. The parasitic capacitance of the bonding pad is used in the calculation of the integrating load capacitance and does not substantially affect the minimum output current pulse of the phase comparator. If desired, and the time constant of the application permits, the integrating load can also be fabricated on the same integrated circuit.

The foregoing and other features and advantages of the present invention are more readily apparent from the following detailed description of a preferred embodiment that proceeds with reference to the drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic diagram of a prior art phase detector including a phase comparator, a phase amplifier, and an integrator.

FIG. 2 is a timing diagram illustrating the performance of the prior art phase detector.

FIG. 3 is a plot of four output pulses from a bandwidth limited phase comparator for four phase differences successively approaching -180 degrees.

FIG. 4 is a phase diagram that plots phase comparator pulse width output versus input phase difference for an ideal comparator and a bandwidth limited phase comparator.

FIGS. 5 and 6 are first and second embodiments of integrated phase detectors according to the present invention.

DETAILED DESCRIPTION

Referring now to FIG. 5, a first embodiment of the

phase detector is shown as an integrated OR/NOR phase detector 30. Integrated phase detector 30 includes a differential OR/NOR logic gate having first and second differential voltage inputs for receiving first and second differential input signals A/NA and B/NB on terminals 20-23. The OR/NOR gate has a current output for providing a current pulse proportional to the phase difference between the first and second input signals. An integrating load 16 is coupled to the current output of the logic gate at bond pads 26 and 27 for integrating the current pulse and providing a differential DC voltage proportional to the phase difference between the first and second input signals at terminals 24 and 25, designated NPHASE and PHASE.

The differential OR/NOR gate includes a first differential pair of transistors Q3 and Q4 having a differential input for receiving the first differential input signal A/NA. The differential input is formed by the gates of transistors Q3 and Q4 at terminals 20 and 21. The differential output of transistors Q3 and Q4, at the drains of transistors Q3 and Q4, provides a portion of the output differential current of the OR/NOR gate at bond pads 26 and 27. The first differential pair of transistors includes a first bias node 29 for receiving a switched bias current. A second differential pair of transistors Q1 and Q2 has a differential input for receiving the second differential input signal B/NB. The differential input is formed by the gates of transistors Q1 and Q2 at terminals 22 and 23. The current output of the second differential pair of transistors Q1 and Q2 provides a portion of the out-put differential current of the OR/NOR gate at bond pad 26 and the switched bias current to the first differential pair of transistors at bias node 29. The second differential pair of transistors Q1 and Q2 has a second bias node 28 for receiving a bias current IBIAS. Transistor Q5 is used for equalizing the bias condition of the first and second differential pairs of transistors. The integrating load 16 includes a first parallel combination of a resistor R1 and a capacitor C1 coupled to bond pad 26 and a second parallel combination of a resistor R2 and a capacitor C2 coupled to bond pad 27.

In operation, the phase detector 30 receives four possible pairs of digital voltage inputs and provides a OR/NOR current output. Assume for purpose of analysis that C1 and C2 are equal to zero. Therefore, the current output of the OR/NOR gate is immediately transformed into a voltage through R1 and R2. When A and B are both at a logic zero, only transistors Q2 and Q4 are on, and NPHASE is at a logic one, and PHASE is at a logic zero. When A is a logic zero and B is at a logic one, transistors Q1 and Q4 are on. Therefore NPHASE is now at a logic zero, and PHASE is at a logic one. When A is a logic one and B is at a logic zero, transistors Q2 and Q3 are on, and therefore NPHASE is at a logic zero, and PHASE is at a logic one. When A and B are both at a logic one,

transistors Q1 and Q3 are on, NPHASE is at a logic zero, and PHASE is at a logic one.

In actual operation, the current outputs of the OR/NOR gate are directly integrated into a differential DC error voltage. Therefore, the actual logic states of the OR/NOR gate are only provided as current pulses.

In the preferred embodiment, the logic gate portion of phase detector 30, including transistors Q1-Q4 and current source IBIAS, is fabricated on an integrated circuit. The current outputs of the logic gate pass through bond pads 26 and 27, which are coupled to the external integrating load 16. The current is then transformed into a differential DC current. Any parasitic capacitance associated with the bond pads 26 and 27, or the drains of transistors Q3-Q5 does not affect the minimum pulse width of the output current pulse. Such parasitic capacitance can be estimated and added into the total integrating capacitance C1 and C2. The parasitic capacitance primarily affects the responsiveness of the DC output voltage to changes in the input phase, but does not affect the ability of the phase detector 30 to generate a short pulselwidth output current. The minimum pulselwidth is primarily affected by the FT of transistors Q1-Q4. If desired, the integrating load 16 may be partially or wholly integrated onto the same integrated circuit.

Of significance is the absence of any kind of buffer or amplifier stage. The current pulses produced directly by the logic gate are integrated with no loss of frequency response. Furthermore, the parasitic capacitance of bonding pads 26 and 27 does not detract from the frequency response of the detector.

A second embodiment of the integrating phase detector 40 is shown in FIG. 6 in which the logic gate is an XOR/XNOR gate. The integrating load 16, voltage inputs on terminals 20-23, current outputs, bond pads 26 and 27, and bias current IBIAS are the same as the phase detector 30 shown in FIG. 5. However, the logic operation and the transistor level schematic of the XOR/XNOR gate are different. This gate can be used to provide more gain as explained above.

The differential XOR/XNOR gate includes first and second differential pairs of transistors Q8-Q9 and Q10-Q11 having coupled differential inputs for receiving the first differential input signal A/NA at terminals 20 and 21. The gates of transistors Q8 and Q10 are therefore coupled together to receive the Ainput, and the gates of transistors Q9 and Q11 are coupled together to receive the NA input. The first and second differential pairs of transistors have cross-coupled differential outputs for providing the differential current output to the integrating load 16. The drains of transistors Q8 and Q11 are coupled together to provide the current to one half of the integrating load 16 through bond pad 26. and the drains of transistors Q9 and Q10 are coupled together to provide the current to the other half of the Integrating load through bond

pad 27. The first and second differential pairs of transistors have respective first and second bias nodes 31 and 32 for receiving switched bias currents. A third differential pair of transistors Q6 and Q7 has a differential input for receiving the second differential input signal B/NB at terminals 22 and 23. The differential current output of the third differential pair of transistors is coupled to the first and second bias nodes. The third differential pair of transistors also has a third bias node 28 for receiving the bias current IBIAS.

In operation, the phase detector 40 receives the same four possible pairs of digital voltage inputs and provides an XOR/XNOR current output. Again assume for purpose of analysis that C1 and C2 are equal to zero. Therefore, the current output of the XOR/XNOR gate is immediately transformed into a voltage through R1 and R2. When A and B are both at a logic zero, transistors Q6 and Q9 are on, and NPHASE is at a logic one, and PHASE is at a logic zero. When A is a logic zero and B is at a logic one, transistors Q7 and Q11 are on. Therefore NPHASE is now at a logic zero, and PHASE is at a logic one. When A is a logic one and B is at a logic zero, transistors Q6 and Q8 are on, and therefore NPHASE is at a logic zero, and PHASE is at a logic one. When A and B are both at a logic one, transistors Q7 and Q10 are on, NPHASE is at a logic one, and PHASE is at a logic zero.

As in the previous embodiment, in actual operation, the current outputs of the XOR/XNOR gate are directly integrated into a differential DC error voltage. In the preferred embodiment, the logic gate portion of phase detector 40, including transistors Q6-Q11 and current source IBIAS, is fabricated on an integrated circuit. The current outputs of the logic gate pass through bond pads 26 and 27 to the external integrating load 16, retaining the speed advantage, which decouples performance from the parasitic capacitance at bond pads 26 and 27. The minimum pulselength provided by the XOR/XNOR gate is still primarily affected only by the *ft* of transistors Q6-Q11.

Having illustrated and described the principles of my invention in a preferred embodiment thereof, it is apparent to those skilled in the art that the invention can be modified in arrangement and detail without departing from such principles. For example, the circuit blocks described above can be realized with other circuits yet provide the same function. High speed bipolar transistors or other devices can be substituted for the FETs shown and described above. Further, component values and device sizes can be changed to better fit the requirements of a specific application. We therefore claim all modifications coming within the scope of the accompanying claims.

Claims

1. An integrating phase detector comprising:
5 a logic gate having first and second inputs for receiving first and second input signals, the logic gate further having a current output for providing a current pulse proportional to the phase difference between the first and second input signals, the current output being directly generated by the logic gate without intermediate buffering; and
10 integrating load means coupled to the current output of the logic gate for integrating the current pulse and providing a DC voltage proportional to the phase difference between the first and second input signals.
2. An integrating phase detector as in claim 1 in which the integrating load means comprises the parallel combination of a resistor and a capacitor.
15
3. An integrating phase detector as in claim 1 in which the logic gate comprises an OR gate.
20
4. An integrating phase detector as in claim 1 in which the logic gate comprises a differential OR gate having first and second differential inputs and a differential current output including a non-inverting and an inverting single-ended output.
25
5. An integrating phase detector as in claim 4 in which the differential OR gate comprises:
30 a first differential pair of transistors having a differential input for receiving the first differential input signal, a differential output forming the differential current output, and a first bias node; and
35 a second differential pair of transistors having a differential input for receiving the second differential input signal, a differential output coupled between one of the single-ended outputs and the first bias node, and a second bias node for receiving a bias current.
40
6. An integrating phase detector as in claim 5 where, under operation, a bias condition is established for each of the first and second differential pairs of transistors as the voltage from the differential outputs to the bias node of a given pair, and further comprising means for equalizing the bias condition of the first and second differential pairs of transistors.
45
7. An integrating phase detector as in claim 4 in which the integrating load means comprises a first parallel combination of a resistor and a capacitor coupled to the non-inverting output and a second parallel combination of a resistor and a
50

- capacitor coupled to the inverting output.
8. An integrating phase detector as in claim 1 in which the logic gate comprises an XOR gate.
9. An integrating phase detector as in claim 1 in which the logic gate comprises a differential XOR gate having first and second differential inputs and a differential current output including a non-inverting and an inverting single-ended output.
10. An integrating phase detector as in claim 9 in which the differential XOR gate comprises:
- first and second differential pairs of transistors having coupled differential inputs for receiving the first differential input signal, cross-coupled differential outputs forming the differential current output, and respective first and second bias nodes; and
- a third differential pair of transistors having a differential input for receiving the second differential input signal, a differential output coupled to the first and second bias nodes, and a third bias node for receiving a bias current.
11. An integrating phase detector as in claim 9 in which the integrating load means comprises a first parallel combination of a resistor and a capacitor coupled to the non-inverting output and a second parallel combination of a resistor and a capacitor coupled to the inverting output.
12. A method of converting the phase difference between two input signals into a DC error voltage, the method comprising the steps of:
- generating on an integrated circuit a current pulse proportional to the phase difference between the first and second input signals;
- providing the current pulse at a bonding pad of the integrated circuit; and
- integrating the current pulse to provide a DC error voltage proportional to the phase difference between the first and second input signals.
13. The method of claim 12 in which the step of integrating the current pulse comprises the steps of:
- coupling a resistor having a value of R ohms to the bonding pad of the integrated circuit; and
- coupling a capacitor having a value of C microfarads to the bonding pad of the integrated circuit.
14. The method of claim 13 further comprising the step of adjusting the time constant RC to set the responsiveness of the DC error voltage to changes in the phase difference.
15. The method of claim 13 further comprising the step of adjusting the value of the resistor R to set the amplitude of the DC error voltage.
16. A method of converting the phase difference between two input signals into a DC error voltage, the method comprising the steps of:
- providing a logic gate having first and second voltage inputs and a current output;
- coupling first and second input signals to the respective first and second voltage inputs;
- generating a current pulse proportional to the phase difference between the first and second input signals, the current pulse being directly generated by the logic gate without intermediate buffering internal to the logic gate;
- providing an integrating load impedance;
- coupling the current pulse to the integrating load impedance; and
- generating a DC error voltage proportional to the phase difference between the first and second input signals.
17. A method as in claim 16 further comprising the steps of:
- generating the current pulse on an integrated circuit;
- providing the current pulse at a bonding pad of the integrated circuit; and
- coupling the integrating load impedance to the bonding pad of the integrated circuit.
18. The method of claim 17 in which the step of coupling the integrating load impedance comprises the steps of:
- coupling a resistor having a value of R ohms to the bonding pad of the integrated circuit; and
- coupling a capacitor having a value of C microfarads to the bonding pad of the integrated circuit.
19. The method of claim 18 further comprising the step of adjusting the time constant RC to set the responsiveness of the DC error voltage to changes in the phase difference.
20. The method of claim 18 further comprising the step of adjusting the value of the resistor R to set the amplitude of the DC error voltage.
21. An integrating phase detector as in claim 1 in which the minimum current pulse of the current output is substantially limited only by the fT of devices within the logic gate.




FIG. 1
(PRIOR ART)




FIG. 2




FIG. 3




FIG. 4




FIG. 5

INTEGRATED OR/NOR PHASE DETECTOR




FIG. 6

INTEGRATING EXCLUSIVE OR/NOR PHASE DETECTOR



EUROPEAN SEARCH REPORT

Application Number

EP 92 30 7144

DOCUMENTS CONSIDERED TO BE RELEVANT			CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	
X	US-A-4 160 217 (MITSUO OHSAWA) * column 4, line 22 - line 46; claim 1; figure 4 *	1, 2, 8-10, 12-21	H03L7/089
Y	---	3	
Y	GB-A-1 262 878 (MARCONI CO. LTD.) * page 2, column 1, line 20 - line 60; claims 1-3, 5, 6; figures 1, 2 *	3	
A	DE-A-3 829 164 (ANT NACHRICHTENTECHNIK GMBH) * column 1, line 21 - column 2, line 35 * * column 5, line 45 - line 56; figure 1 *	1, 8-10	
A	IEEE TRANSACTIONS ON ELECTRON DEVICES vol. 32, no. 6, 1 June 1985, NEW YORK, US pages 1114 - 1118 SHINICHI KATSU ET. AL. 'A SOURCE COUPLED FET LOGIC- A NEW CURRENT-MODE APPROACH TO GAAS LOGICS' * figure 6 *	1, 8-10	
A	GB-A-2 146 863 (FERRANTI PLC) * page 8, column 2, line 84 - page 9, column 1, line 4; figure 3 *	1, 3-5	H03L H03K

The present search report has been drawn up for all claims			
Place of search	Date of completion of the search	Examiner	
THE HAGUE	09 NOVEMBER 1992	BUTLER N.A.	
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			